41个职位: 双威镇/蒲种 Bandar Sunway/Puchong最新招聘信息
[ Klang Valley ] Business Development Assistant Manager (Specialty Metal)ID:59771
10,000 MYR ~ 12,000 MYRSentul, Kepong, Segambut, Lembah Pantai, Seputeh, Bandar Tun Razak, Cheras (KL), Bangsar, Mont Kiara, KL Sentral, Ampang, Damansara Heights, Klang, Port Klang, Ampang Jaya, USJ/Subang Jaya, Shah Alam, Cheras (Selangor), Selayang Baru, Rawang, Taman Greenwood, Seri Kembangan, Banting, Sepang, Semenyih, Chow Kit, Pudu, Seri Petaling, Other Selangor District, Other KL District, Sungai Buloh, Bukit Bintang/KLCC, Setiawangsa/Titiwangsa/Setapak/Wangsa Maju, Bandar Sunway/Puchong, Bangi/Kajang, Kota Damansara/Petaling Jaya工作内容
< About the Role >We are looking for an experienced Business Development Assistant Manager to lead sales initiatives in Malaysia.The successful candidate will have a strong network in the specialty metals and precision machining industries, and will be tasked with identifying new business opportunities, maintaining client relationships, and driving sales growth.< Key Responsibilities >• Identify and pursue new business opportunities across Malaysia• Maintain strong relationships with key clients and decision-makers• Achieve monthly and annual sales targets• Conduct market research and competitive analysis• Develop proposals, quotations, and pricing strategies• Negotiate and close deals, ensuring timely payment collection• Prepare sales reports and track performance metrics• Collaborate with the Sales Director and Singapore HQ• Travel extensively within Malaysia (and occasionally to Singapore)• Report regularly via digital tools (email, Google Sheets, CRM)
福利制度
・Total Salary = RM 10,000 ~ RM 12,000
・Transportation expenses within Malaysia and Mobile Phone expenses will be a fixed monthly allowance.
・Traveling out of Malaysia will be on a reimbursement basis e.g. to Singapore.
・EPF and Socso will be provided.
・Commission Scheme: Performance-based, up to 20% of base salary
・Other benefits packages are open to be discussed during interviewSales (KL)ID:59758
4,000 MYR ~ 5,000 MYRBandar Sunway/Puchong工作内容
- Visiting customers, 80% existing customers, 20% new customers.- Meeting with customers for deciding equipment specification.- Preparing quotation and specification sheet for customers.- Coordinating orders with customers, admin staff, accountant and engineers.- Periodical Sales & Actvitiy Report.- Visiting Area/Region, Johor 50%, Singapore 30%, Penang 20%.- Depending on the area, there may be business trips that accompany accommodation.- All other tasks that are related to sale activity.
福利制度
Basic : RM 4,000 - RM 5,000
- Car allowance : RM 500
- Petrol Card is provided
- Company phone is provided
- Office car park : company bear the cost (after confirmation company will apply season parking)
- AL: 8 days
- MC: 14 days
<Business trip>
- Claimable for all the business trip costs includes petrol and tolls
- Business trip allowance : RM 60 per night in Malaysia, RM 100 per night in Singapore and Batam
<Benefit>
- Medical Benefits - Annual Medical Checkup Provided
- Company Insurance - Medical & Hospitalization Insurance Provided
- Annual Wage Increase - Increment on every year of April.
- Annual Bonus - At the end of each year depends on company and person's performance.Sales Engineer ID:59740
4,000 MYR ~ 7,000 MYRBandar Sunway/Puchong工作内容
【Key Responsibilities】• Technical Consultation: To provide solutions based on clients requirements and recommend appropriate Commercial Hot Water Heater System and Kitchen Appliances.• Proposals & Design: Prepare technical proposals, including costing, and equipment specifications that comply with client’s need.• Product Demonstrations: Deliver technical presentations and live equipment demonstrations to solves customer’s need.• Sales Support: Manage technical aspects responses and assist in closing deals by resolving technical objections.• Post-Sales Support: Provide technical training for client staff and troubleshooting installed hot water heater system and kitchen equipment.
福利制度
• Petrol - MYR 0.6 / per km
• Toll & Parking - claim as per receipt ( during working hour only)
• Medical Allowance - MYR 500 / per year (dental / medical)
• Mobile Phone Allowance - MYR 200 / per month
• Entertainment Claim - MYR 200 / per month
• Travel Allowance - MYR 50 / per day (domestic) & MYR 100 / per day (international) (only for business trip)
• Accommodation - MYR 150 / per night (domestic) & MYR 420 / per day (international) (only for business trip)
• Group insurance Converge - Medical & hospitalisation
•EPF & Socso
• Annual Leave - as per below
Less than 2 years：12 days
Between 2 to 5 Years：17 days
More than 5 years：21 daysSenior/Staff Design for Testability (DFT) EngineerID:59731
8,000 MYR ~ 15,000 MYRBayan Lepas, Bayan Baru, Bandar Sunway/Puchong工作内容
We are seeking an experienced and strategic Senior or Staff DFT Design Engineer to join our team and in support the company’s ASIC design and IP development initiatives in the area of Design for Testability (DFT) design and verification. The candidate will play a key role in leading the planning and execution of various DFT features implementation and verification.Key Responsibilities:• DFT microarchitecture planning, DFT rtl generation/integration and verification of various DFT feature.• Memory BIST design implementation and verification for IP and ASIC projects.o Mbist logic insertion, integration and verification.o Mbist collateral generations including mbist pattern and timing constraint.• Scan design implementation and verification for IP and custom ASIC.o Scan controller generation (clock/reset control, test compression) implementation and scan chain stitchingo ATPG pattern generations and GLS simulation to verify the scan design.o Scan collaterals generation including scan constraint, scan timing closure, ATPG pattern debug etc.• JTAG/Boundary Scan design implementation and verificationo Tap controller design and verificationo Boundary scan chain implementation at IP and soc level, bscan verification and bsdl generation.• Post silicon debug and test pattern bring up supports to enable silicon power on activities and high-volume manufacturing testing.
福利制度
- Annual Leave
- Medical Leave
- Medical Insurance
- Dental/Optical RM500/year
- Outpatient RM1000/year
- Performance Bonus
- Yearly IncrementSenior/Staff Digital Design EngineerID:59719
20,000 MYR ~ 25,000 MYRBayan Lepas, Bayan Baru, Bandar Sunway/Puchong工作内容
This role will be responsible for architecting, designing, and verifying complex digital IPs and subsystems for SoCs or ASIC/FPGA-based products. As a senior role, it requires to work closely with system architects, verification, and physical design teams to deliver high-performance, power-efficient, and functionally correct RTL implementations. Overall, the responsibilities cover wider scope encompassing from IP to subsystem level and SOC level global issues.Key ResponsibilitiesArchitect with system engineers to perform:-• Define IP specifications, architecture & test concept.• Specify correct implementation of RTL design and verify digital circuits to deliver high performance, low power, and efficient implementation.• Conduct design reviews and support in documentation.• Support verification engineer to define verification test items.• Support in the roadmap formulation for the sensor IPs.• Support view generation engineers to verify the correctness of the Ips views.
福利制度
- Annual Leave
- Medical Leave
- Medical Insurance
- Dental/Optical RM500/year
- Outpatient RM1000/year
- Performance Bonus
- Yearly IncrementSenior Staff Advanced Package & Board TeamID:59718
15,000 MYR ~ 30,000 MYRBayan Lepas, Bayan Baru, Bandar Sunway/Puchong工作内容
The Senior Staff Advanced Package & Board Team will lead the design, development, and implementation of advanced IC packaging and board-level solutions that enable high-performance, cost-effective, and reliable silicon products. This role requires strong technical leadership across multiple engineering domains — including substrate/interposer design, board design, SI/PI/thermal analysis, and manufacturing interface — while driving cross-functional collaboration with silicon design, system architecture, and OSAT/EMS partners.The successful candidate will define and execute the company’s packaging and board technology roadmap to support next-generation chiplet-based architectures, 2.5D/3D integration, and heterogeneous systems.Key Responsibilities1. Leadership & Strategy• Lead the Advanced Package & Board Design Team, including substrate, interposer, and PCB design engineers.• Define and execute packaging and board technology strategy aligned with company silicon product roadmap.• Establish design and verification methodologies for advanced packaging (e.g., 2.5D, fan-out, chiplet integration).• Drive innovation in thermal management, signal integrity, and power delivery optimization.2. Technical Execution• Oversee design and validation of interposers, substrates, and system boards from concept to production release.• Guide integration of chiplets, HBM, and passive components using state-of-the-art packaging technologies.• Ensure robust SI/PI, mechanical, and thermal analysis for design sign-off.• Collaborate with silicon design teams on bump assignment, die floorplanning, and package co-design.• Manage board-level design for system bring-up, test platforms, and reference designs.3. Supplier & Ecosystem Management• Engage and qualify OSATs, substrate vendors, and PCB manufacturers to ensure quality and yield.• Partner with EDA vendors to establish design automation flow and DRC verification.• Drive technology transfer and pilot runs with manufacturing partners.4. Project & People Management• Plan resources, schedules, and budgets to ensure timely delivery of packaging and board design projects.• Build and mentor a high-performing team with expertise across electrical, mechanical, and materials engineering.• Foster collaboration across silicon, test, reliability, and operations teams.
福利制度
- Annual Leave
- Medical Leave
- Medical Insurance
- Dental/Optical RM500/year
- Outpatient RM1000/year
- Performance Bonus
- Yearly IncrementClient Service ExecutiveID:59669
3,000 MYR ~ 5,000 MYRBandar Sunway/Puchong工作内容
■ JOB OVERVIEWWe are looking for a proactive and logical Client Service Executives to act as a trusted partner to our clients. In this role, your key focus will be approaching new clients, understanding their core business challenges, and leading digital marketing projects to solve them. You will be responsible for the end-to-end process: from conducting client hearings and briefing internal teams, to compiling proposals, presenting solutions, and managing project profitability.While this is fundamentally a client-facing and project management role, logical thinking and data analysis are essential tools you will use daily to identify issues, build persuasive, data-driven proposals, and guide client business to success.■ KEY RESPONSIBILITIES・Client Partnership & Business Development: ・ Approach new clients and conduct thorough hearings to understand their business challenges, target audience, and marketing goals. ・ Build and maintain strong relationships, acting as a collaborative partner dedicated to solving their business issues.・Proposal Creation & Presentation: ・ Translate client challenges into clear, actionable briefs for the creative and production teams ・ Compile comprehensive proposal materials by synthesizing team ideas and utilizing data analysis to back up your strategies. ・ Present ideas, strategic marketing plans, and logical conclusions effectively to clients.・Project & Financial Management: ・ Drive the execution of digital marketing projects (including websites, SNS operations, creative, and online ads) alongside internal teams. ・ Manage project financials, keeping a close eye on revenue, budgets, and profit margins to ensure healthy project P&L. ・ Oversee administrative tasks such as quotations, billing, and schedule management.・Data-Driven Problem Solving: ・ Utilize logical thinking and an evidence-based approach to uncover the root causes of client challenges and formulate effective, realistic solutions.
福利制度
・Salary = RM 4,000 ~ RM 5,500
・Annual leave 12 days/year, increase by years.
・Bonus: once a year
・Incentive: depends on company performance
・Company support parking fee or public transportation fee.
・Private insurance for medical care
・Social Security Contribution
・Education and training
・Overseas Business Travel (Thailand, Vietnam, Singapore)
・Company Trip (depends on company performance)
・Customized education environment by CourseraSr Library Design EngineerID:59656
10,000 MYR ~ 22,000 MYRBayan Lepas, Bayan Baru, Bandar Sunway/Puchong工作内容
We are seeking a Library Design Engineer to own the end-to-end development of a production-grade standard cell library on leading-edge process nodes. You will drive transistor-level design, multi-Vt cell topology, full characterization, and PPA validation delivering robust, sign-off-ready library views to downstream implementation flows. Seniority level to be determined by experience.Key Responsibilities• Design, simulate, and analyze standard cell circuits at transistor level, including combinational, sequential, clock, and physical utility cells across multiple Vt flavors (HVT/SVT/LVT/ULVT) and drive strengths.• Perform layout process-node-shift; guide layout clean-up effort and review for DRC/LVS compliance, EM/IR rules, and parasitic awareness at the cell level.• Define & execute characterization flow to generate complete library views & models, covering timing (NLDM/CCS/ECSM), power (dynamic, leakage, internal), noise, and variation-aware models (LVF/SOCV/POCV); ensure Liberty, LEF, and GDS consistency.• Define & execute QA regression to check library quality; validate cell robustness including noise margin, drive strength, X-propagation, and scan/DFT cell correctness; drive STA correlation using PrimeTime or Tempus to confirm model accuracy in real PD flows.• Lead standard cell library IP integration into Testchip, including Testchip circuit and test plan development; support hardware bring-up and debug.• Perform pre/post-silicon correlation & model/design optimization; drive root-cause analysis for first-silicon issues and implement yield/robustness improvements.
福利制度
- Annual Leave 14 days
- Medical Leave 14 days
- Medical Insurance
- Dental/Optical RM500/year
- Outpatient RM1000/year
- Performance Bonus
- Yearly IncrementSr eFUSE Design EngineerID:59655
10,000 MYR ~ 22,000 MYRBayan Lepas, Bayan Baru, Bandar Sunway/Puchong工作内容
We are seeking an eFUSE Design Engineer to own the end-to-end development of production-grade eFUSE IP on leading-edge process nodes. You will drive eFUSE array architecture, circuit design, full simulation-based verification, collateral and view generation, and quality checks — delivering robust, sign-off-ready eFUSE IP to downstream SoC integration flows. Bitcell-level design knowledge is valued; direct bitcell design experience is a plus but not required. Seniority level to be determined by experience.Key Responsibilities• Design and architect the eFUSE array circuit, including sense amplifier, reference bias, programming current control, address decoder, column multiplexer, and repair logic; ensure correct functional operation across all PVT corners.• Develop and execute comprehensive simulation plans for the eFUSE macro, covering DC/AC characterization, programming/read margin analysis, retention, endurance, and reliability corner simulations (MC, Mismatch, Aging); validate against product specifications and foundry bitcell models.• Generate and validate all required IP deliverable views and collateral: timing models (Liberty .lib), physical abstracts (LEF/GDS), behavioral models (Verilog), datasheets, and application notes; ensure consistency across all views and compliance with delivery checklist.• Define and execute IP quality checks (QC) and quality assurance (QA) regression suites; run DRC/LVS/ERC/PEX sign-off on the eFUSE macro layout; conduct formal and simulation-based functional verification; ensure all sign-off criteria are met prior to IP release.• Collaborate with the foundry and PDK team on eFUSE bitcell characterization data, SPICE models, and process design rules; translate foundry bitcell specifications and reliability requirements into array-level design constraints.• Support Testchip integration of the eFUSE macro, including test circuit design, programming and read test plan development; assist in hardware bring-up, failure analysis, and silicon–to–simulation correlation.
福利制度
- Annual Leave 14 days
- Medical Leave 14 days
- Medical Insurance
- Dental/Optical RM500/year
- Outpatient RM1000/year
- Performance Bonus
- Yearly IncrementSr Analog Circuit Design Engineer (General Purpose I/O) (GPIO)ID:59654
8,000 MYR ~ 16,000 MYRBayan Lepas, Bayan Baru, Bandar Sunway/Puchong工作内容
We are seeking a Circuit/Analog Design Engineer to develop high-performance analog/mixed-signal IPs from architecture through tapeout and silicon bring-up. The candidate should have specialized expertise in GPIO (General Purpose I/O) design as described below. Seniority level to be determined by experience.Key Responsibilities• Own GPIO IP architecture/specs: bidirectional I/O, mixed-voltage/failsafe tolerance, programmable drive strength & slew-rate control, Schmitt-trigger inputs, pull-up/pull-down, bus-keeper/retention, and pad-ring support cells (supply, corner, filler, terminator/diode-breaker, cut cells).• Design and implement transistor-level GPIO circuits: input receiver, output driver, level shifters, predrivers, reference/compensation sub-blocks, analog test hooks.• Ensure robust reliability and quality signoff for I/O cells and rings (ESD, latch-up, EM/IR, aging, overstress, noise immunity and ground-bounce/SSN considerations).• Run comprehensive simulations and verification (PVT corners/Monte Carlo, pre- and post-layout, worst-case timing and functional modes) and drive design reviews with clear documentation.• Develop and release collateral for IP enablement: datasheets, integration guidelines, characterization reports, and models (SPICE/Verilog-A, and IBIS where applicable).• Support IP integration on to Testchip as well as post-silicon evaluation including correlation with simulation and root-cause analysis for first-silicon bring-up.• Perform SI/PI and I/O behavior checks at the package/board interface level; support IBIS-based signoff and customer debug as needed.
福利制度
- Annual Leave 14 days
- Medical Leave 14 days
- Medical Insurance
- Dental/Optical RM500/year
- Outpatient RM1000/year
- Performance Bonus
- Yearly Increment
